Chapter 5 Bipolar Amplifiers

- > 5.1 General Considerations
- 5.2 Operating Point Analysis and Design
- ➢ 5.3 Bipolar Amplifier Topologies
- > 5.4 Summary and Additional Examples

General Concepts

- Input and Output Impedances
- Biasing
- DC and Small-Signal Analysis

Operating Point Analysis

- Simple Biasing
- Emitter Degeneration
- Self-Biasing
- Biasing of PNP Devices

Amplifier Topologies

- Common-Emitter Stage
- Common-Base Stage
- Emtter Follower

Voltage Amplifier

- In an ideal voltage amplifier, the input impedance is infinite and the output impedance zero.
- > But in reality, input or output impedances depart from their ideal values.



An amplifier with a voltage gain of 10 senses a signal generated by a microphone and applies the amplified output to a speaker [Fig. 5.1(a)]. Assume the microphone can be modeled with a voltage source having a 10-mV peak-to-peak signal and a series resistance of 200 Ω . Also assume the speaker can be represented by an 8- Ω resistor. (a) Determine the signal level sensed by the amplifier if the circuit has an input impedance of 2 k Ω or 500 Ω .

(b) Determine the signal level delivered to the speaker if the circuit has an output impedance of 10 Ω or 2 Ω .

Solution

(a) Figure 5.1(b) shows the interface between the microphone and the amplifier. The voltage sensed by the amplifier is therefore given by

$$v_1 = \frac{R_{in}}{R_{in} + R_m} v_m.$$

For $R_{in} = 2 \text{ k} \Omega$,

$$v_1 = 0.91 v_m$$

only 9% less than the microphone signal level.



Example 5.1 (cnt'd)

On the other hand, for $R_{in} = 500 \Omega$,

$$v_1 = 0.71 v_m$$

i.e., nearly 30% loss. It is therefore desirable to maximize the input impedance in this case.

(b) Drawing the interface between the amplifier and the speaker as in Fig. 5.1(c), we have P

$$v_{out} = \frac{R_L}{R_L + R_{amp}} v_{amp}.$$

For $R_{amp} = 10 \Omega$,

$$v_{out} = 0.44 v_{amp}$$

a substantial attenuation. For $R_{amp} = 2 \Omega$,

$$v_{out} = 0.8 v_{amp}$$

Thus, the output impedance of the amplifier must be minimized.



Input/Output Impedances

- The figures below show the techniques of measuring input and output impedances.
- > When calculating input/output impedance, small-signal analysis is assumed.



voltage source is replaced by a short, and current source by an open

Assuming that the transistor operates in the forward active region, determine the input impedance of the circuit shown in Fig. 5.3(a).

Solution

Constructing the small-signal equivalent circuit depicted in Fig. 5.3(b), we note that the input impedance is simply given by

$$\frac{v_x}{i_x} = r_\pi.$$

Since $r_{\pi} = \beta / g_m = \beta V_T / I_C$, we conclude that a higher β or lower I_C yield a higher input impedance.



Impedance at a Node

When calculating I/O impedances at a port, we usually ground one terminal while applying the test source to the other terminal of interest.



Example 5.3: Impedance at Collector

Calculate the impedance seen looking into the collector of Q_1 in Fig. 5.5(a).

Solution

Setting the input voltage to zero and using the small-signal model in Fig. 5.5(b), we note that $v_{\pi} = 0$, $g_m v_{\pi} = 0$, and hence $R_{out} = r_O$.

With Early effect, the impedance seen at the collector is equal to the intrinsic output impedance of the transistor (if emitter is grounded).



Example 5.4: Impedance at Emitter

Calculate the impedance seen at the emitter of Q_1 in Fig. 5.6(a). Neglect the Early effect for simplicity..

Solution

Setting the input voltage to zero and replacing V_{CC} with ac ground, we arrive at the small-signal circuit shown in Fig. 5.6(b). Interestingly $v_{\pi} = -v_X$, and



> The impedance seen at the emitter of a transistor is approximately equal to one over its transconductance, $1/g_m$ (if the base is grounded).

Three Master Rules of BJT Impedances

- > Rule # 1: looking into the base, the impedance is r_{π} if emitter is (ac) grounded.
- Rule # 2: looking into the collector, the impedance is r_o if emitter is (ac) grounded.
- Rule # 3: looking into the emitter, the impedance is 1/g_m if base is (ac) grounded and Early effect is neglected.



Biasing of BJT

- Transistors and circuits must be biased because
- (1) transistors must operate in the active region; the base-emitter and basecollector junctions are forward- and reverse-biased, respectively.
- (2) their small-signal parameters depend on the bias conditions; g_m , r_{π} , r_O depends on I_C .



DC Analysis vs. Small-Signal Analysis

- First, DC analysis is performed to determine operating (quiescent) point and obtain small-signal parameters.
- Second, sources are set to zero and small-signal model is used to perform small-signal analysis.
- A rule of thumb, we consider 10% variation in the collector current as the upper bound for small-signal operation.



Notation Simplification

Hereafter, the battery that supplies power to the circuit is replaced by a horizontal bar labeled V_{CC}, and input signal is simplified as one node called V_{in}. The subscript CC indicates supply voltage feeding the collector.



Example 5.5: bad biasing

A student familiar with bipolar devices constructs the circuit shown in Fig. 5.11 and attempts to amplify the signal produced by a microphone. If $I_S = 6 \times 10^{-16}$ A and the peak value of the microphone signal is 20 mV, determine the peak value of the output signal.

Solution

Unfortunately, the student has forgotten to bias the transistor. (The microphone does not produce a dc output). If V_{in} (= V_{BE}) reaches 20 mV, then

$$\Delta I_C = I_S \exp \frac{\Delta V_{BE}}{V_T} = 1.29 \times 10^{-15} \text{ A}.$$

This change in the collector current yields a change in the output voltage equal to

$$R_C \Delta I_C = 1.29 \times 10^{-12} \,\mathrm{V}.$$

The circuit generates virtually no output because the bias current (in the absence of the microphone signal) is zero and so is the transconductance.



Example 5.6: still bad biasing

Having realized the bias problem, the student in Example 5.5 modifies the circuit as shown in Fig. 5.12, connecting the base to V_{CC} to allow dc biasing for the base-emitter junction. Explain why the student needs to learn more about biasing.

Solution

The fundamental issue here is that the signal generated by the microphone is *shorted* to V_{CC} . Acting as an ideal voltage source, V_{CC} maintains the base voltage at a *constant* value, prohibiting any change introduced by the microphone. Since V_{BE} remains constant, so does V_{out} , leading to no amplification.

Another important issue relates to the value of V_{BE} : with $V_{BE} = V_{CC} = 2.5$ V, enormous currents flow into the transistor.

check the working region of the transistor



Simple Biasing with Base Resistor

- > Base is tied to V_{CC} through a relatively large resistor, R_B , so as to forward-bias the base-emitter junction.
- > Assuming a constant value for V_{BE} , about 700 to 800 mV, one can solve for both I_B and I_C and determine the terminal voltages of the transistor.



To avoid saturation completely, the collector voltage must remain above the base voltage:

$$V_{CC} - \beta \frac{V_{CC} - V_{BE}}{R_B} R_C > V_{BE}.$$

> However, bias point is sensitive to β variations, rarely used in practice.

For the circuit shown in Fig. 5.14, determine the collector bias current. Assume $\beta = 100$ and $I_{\rm S} = 10^{-17}$ A. Verify that Q_I operates in the forward active region.

Solution

Since I_S is relatively small, we surmise that the base-emitter voltage required to carry typical current level is relatively large. Thus, we use $V_{BE} = 800$ mV as an initial guess and write Eq. (5.14) as

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} \approx 17\,\mu\text{A}.$$

It follows that $I_C = 1.7$ mA.

With this result for $I_{\rm C}$, we calculate a new value for V_{BE} :

$$V_{BE} = V_T \ln \frac{I_C}{I_S} = 852 \,\mathrm{mV},$$

and iterate to obtain more accurate results. That is,

$$I_{B} = \frac{V_{CC} - V_{BE}}{R_{B}} = 16.5\,\mu\,\text{A}$$

and hence $I_C = 1.65 \text{ mA}$



Example 5.7 (cnt'd)

Since the new value of I_C is quite close to initial guess, we consider $I_C = 1.65$ mA accurate enough and iterate no more.

We have

 $V_{CE} = V_{CC} - R_C I_C = 0.85 \text{V},$

a value nearly equal to V_{BE} . The transistor therefore operates near the edge of active and saturation modes.

>The simple biasing is rarely used in practice due to:

First, the V_{BE} "uncertainty" becomes more severe at low V_{CC} because V_{CC} - V_{BE} determines the base current. Thus, in low-voltage design, the bias is more sensitive to V_{BE} variations among transistors or with temperature.

Second, I_C heavily depends on β , that may change considerably. In the above example, if β increases from 100 to 120, then I_C rises to 1.98 mA and V_{CE} falls to 0.52, driving the transistor toward heavy saturation.

Improved Biasing: Resistive Divider

- > Using resistor divider to set V_{BE} , it is possible to produce an I_C that is relatively independent of β if base current is small.
- $> R_1$ and R_2 act as a voltage divider, providing a V_{BE} equal to

$$V_{X} = \frac{R_{2}}{R_{1} + R_{2}} V_{CC},$$

Thus

$$I_{C} = I_{S} \exp\left(\frac{R_{2}}{R_{1} + R_{2}} \cdot \frac{V_{CC}}{V_{T}}\right),$$

independent of β .

Nonetheless, the design must ensure that the base current remains negligible.



Determine the collector current of Q_1 in Fig. 5.16 if $I_S = 10^{-17}$ A and $\beta = 100$. Verify that the base current is negligible and the transistor operates in the active mode. **Solution**

Neglecting the base current of Q_1 , we have

$$V_X = \frac{R_2}{R_1 + R_2} V_{CC} = 800 \,\mathrm{mV}.$$

It follows that

$$I_C = I_S \exp \frac{V_{BE}}{V_T} = 231 \mu A$$

and $I_B = 2.31 \ \mu A$.

Is the base current negligible? With which quantity should this value be compared? Provided by the resistive divider, I_B must be negligible with respect to the current flowing through R_1 and R_2 : $I_B \ll V_{CC}/(R_1 + R_2)$

This condition indeed holds in this example because $V_{CC}/(R_1 + R_2) = 100 \ \mu A \approx 43 I_B$. We also note that $V_{CE} = 1.345 \text{ V}$, and hence Q_1 operates in the active region.



Accounting for Base Current

- > With proper ratio of R_1 and R_2 , I_c can be insensitive to β ; however, its exponential dependence on resistor deviations makes it less useful.
- > If I_B is not negligible, replace the voltage divider with a Thevenin equivalent.



Calculate the collector current of Q_1 in Fig. 5.18(a). Assume $\beta = 100$ and $I_S = 10^{-17}$ A. **Solution**

Constructing the equivalent circuit shown in Fig. 5.18(b), we note that

$$V_{Thev} = \frac{R_2}{R_1 + R_2} V_{CC} = 800 \,\mathrm{mV} \text{ and } R_{Thev} = R_1 \parallel R_2 = 54.4 \,\mathrm{k\Omega}.$$

We begin the iteration with an initial guess $V_{BE} = 750 \text{ mV}$ (because we know that the voltage drop across R_{Thev} makes V_{BE} less than V_{Thev}), thereby arriving at the base current:



It follows that $I_B = 0.441 \ \mu\text{A}$ and hence $I_C = 44.1 \ \mu\text{A}$, still a large fluctuation with respect to the first value from above. Continuing the iteration, we obtain $V_{BE} = 757 \text{ mV}$, $I_B = 0.79 \ \mu\text{A}$ and $I_C = 79.0 \ \mu\text{A}$. After many iterations, $V_{BE} \approx 766 \text{ mV}$ and $I_C = 63 \ \mu\text{A}$.

- > Proper choice of R_1 and R_2 makes the bias relatively insensitive to β
- > The exponential dependence of I_c upon the voltage, V_X , generated by the resistive divider still leads to substantial bias variations.
- ► For example, if R_2 is 1% higher than its nominal value, so is V_X , thus multiplying the collector current by $\exp(0.01V_{BE}/V_T) \approx 1.36$ (for $V_{BE} = 800$ mV).
- In other words, a 1% error in one resistor value introduces a 36% error in the collector current.
- > The circuit is therefore still of little practical value.

Emitter Degeneration Biasing

▶ Resistor R_E appears in series with the emitter, thereby lowering the sensitivity to V_{BE}, *i.e.*, R_E helps to absorb the error in V_X so V_{BE} stays relatively constant.
▶ This bias technique is less sensitive to β (I₁ >> I_B) and V_{BE} variations.



(1) I₁ >> I_B to lower sensitivity to β, and
(2) V_{RE} must be large enough (100 mV to several hundred mV) to suppress the effect of uncertainties in V_X and V_{BE}.

Calculate the bias currents in the circuit of Fig. 5.20 and verify that Q_1 operates in the forward active region. Assume $\beta = 100$ and $I_S = 5 \times 10^{-17}$ A. How much does the collector current change if R_2 is 1% higher than its nominal value?

We neglect the base current and write

$$V_X = V_{CC} \frac{R_2}{R_1 + R_2} = 900 \,\mathrm{mV}.$$

Using $V_{BE} = 800 \text{ mV}$ as an initial guess, we have

$$V_P = V_X - V_{BE} = 100 \text{ mV}.$$

and hence $I_C \approx I_E \approx 1$ mA.

With this result, we must reexamine the assumption of $V_{BE} = 800$ mV. Since

$$V_{BE} = V_T \ln \frac{I_C}{I_S} = 796 \,\mathrm{mV},$$

we conclude that the initial guess is reasonable. Furthermore, Eq. (5.57) suggests that a 4mV error in V_{BE} leads to a 4% error in V_P and hence I_E , indicating a good approximation.



Example 5.10 (cnt'd)

Let us now determine if Q_1 operates in the active mode. The collector voltage is given by

$$V_Y = V_{CC} - I_C R_C = 1.5 \text{ V}.$$

With the base voltage at 0.9 V, the device is indeed in the active region.

Is the assumption of negligible base current valid? With $I_C \approx 1$ mA, $I_B \approx 10 \mu$ A whereas the current flowing through R_1 and R_2 is equal to 100 μ A. The assumption is therefore reasonable. For greater accuracy, an iterative procedure similar to that in Example 5.9 can be followed.

If R_2 is 1% higher than its nominal value, then (5.54) indicates that V_X rises to approximately 909 mV. We may assume that the 9-mV change directly appears across R_E , raising the emitter current by 9mV/100 Ω = 90 µA. From Eq. (5.56), we note that this assumption is equivalent to considering V_{BE} constant, which is reasonable because the emitter and collector currents have changed by only 9%.

Design Procedure

- 1. Choose an I_C to provide the necessary small signal parameters, g_m , r_{π} , etc.
- 2. Considering the variations of R_1 , R_2 , and V_{BE} , choose a value for $V_{RE} \approx I_C R_E$.
- 3. With V_{RE} chosen, and $V_{BE} = V_T \ln(I_C/I_S)$ calculated, $V_x = V_{BE} + V_{RE}$ can be determined.
- 4. Select R_1 and R_2 to provide V_{x_1}
- 5. Determined by small-signal gain requirements, the value of R_c is bounded by a maximum that places Q_1 at the edge of saturation.



Design the circuit of Fig. 5.21 so as to provide a transconductance of $1/52\Omega$ for Q_1 . Assume $V_{CC} = 2.5$ V, $\beta = 100$, and $I_S = 5 \times 10^{-17}$ A. What is the maximum tolerable value of R_C ?

Solution

A g_m of $(52\Omega)^{-1}$ translates to a collector current of 0.5 mA and a V_{BE} of 778 mV. Assuming $R_E I_C = 200$ mV, we obtain $R_E = 400 \Omega$. To establish $V_x = V_{BE} + R_E I_C = 978$ mV, we must have

$$\frac{R_2}{R_1 + R_2} V_{CC} = V_{BE} + R_E I_C,$$

where the base current is neglected. For the base current $I_B = 5 \mu A$ to be negligible,

$$\frac{V_{CC}}{R_1 + R_2} >> I_B$$

e.g., by a factor of 10. Thus, $R_1 + R_2 = 50 \text{ k}\Omega$, which in conjunction with (5.63) yields $R_1 = 30.45 \text{ k}\Omega$, and $R_2 = 19.55 \text{ k}\Omega$.



5-28

Example 5.11 (cnt'd)

How large can R_C be? Since the collector voltage is equal to $V_{CC} - R_C I_C$, we pose the following constraint to ensure active mode operation:

$$V_{CC} - R_C I_C > V_X;$$

that is,

 $R_C I_C < 1.522$ V.

Consequently,

 $R_C < 3.044$ k Ω .

If R_C exceeds this value, the collector voltage falls below the base voltage. As mentioned in Chapter 4, the transistor can tolerate soft saturation, i.e., up to about 400 mV of basecollector forward bias. Thus, in low-voltage applications, we may allow $V_Y \approx V_X$ - 400 mV and hence a greater value for R_C .

Design Trade-Offs

- > Specifically, an overly conservative design faces the following issues:
 - (1) if we wish I_1 to be much much greater than I_B , then $R_1 + R_2$ and hence R_1 and R_2 are quite small, leading to a low *input impedance*;
 - (2) if we choose a very large V_{RE} , then $V_X (= V_{BE} + V_{RE})$ must be high, thereby limiting the minimum value of the collector voltage to avoid saturation.

Repeat Example 5.11 but assuming $V_{RE} = 500$ mV and $I_I \ge 100 I_B$.

Solution

The collector current and base-emitter voltage remain unchanged. The value of R_E is now given by 500mV/0.5mA = 1 k Ω . Also, $V_X = V_{BE} + I_C R_E = 1.278$ V and (5.63) still holds. We rewrite (5.64) as

$$\frac{V_{CC}}{R_1 + R_2} \ge 100I_B$$

obtaining $R_1 + R_2 = 5 \text{ k}\Omega$. It follows that $R_1 = 1.45 \text{ k}\Omega$, and $R_2 = 3.55 \text{ k}\Omega$.

Since the base voltage has risen to 1.278 V, the collector voltage must exceed this value to avoid saturation, leading to

$$R_C < \frac{V_{CC} - V_X}{I_C} < 1.044 \mathrm{k}\Omega.$$

As seen in Section 5.3.1, the reduction in R_C translates to a lower voltage gain. Also, the much smaller values of R_1 and R_2 here than in Example 5.11 introduce a low input impedance, loading the preceding stage. We compute the exact input impedance of this circuit in Section 5.3.1.

Self-Biasing Technique

- > This bias technique utilizes the collector voltage to provide the necessary V_x and I_B .
- > One important characteristic of this technique is that collector has a higher potential than the base, thus guaranteeing active operation of the transistor. $V_X = V_Y I_B R_B$.
- > Assuming $I_B << I_C$, yield $V_Y = V_{CC} I_C R_C$



> As usual, we begin with an initial guess for V_{BE} , compute I_C , and utilize $V_{BE} = V_T \ln (I_C/I_S)$ to improve the accuracy of our calculations.

Determine the collector current and voltage of Q_1 in Fig. 5.22 if $R_C = 1 \text{ k}\Omega$, $R_B = 10 \text{ k}\Omega$, $V_{CC} = 2.5 \text{ V}$, $I_S = 5 \times 10^{-17} \text{ A}$, and $\beta = 100$. Repeat the calculations for $R_C = 2 \text{ k}\Omega$.

Solution

Assuming $V_{BE} = 0.8$ V, we have from (5.78):

 $I_C = 1.545 \text{ mA}$

$$I_{C} = \frac{V_{CC} - V_{BE}}{R_{C} + \frac{R_{B}}{\beta}}.$$

and hence $V_{BE} = V_T \ln (I_C/I_S) = 807.6 \text{ mV}$, concluding that the initial guess for V_{BE} and the value of I_C given by it are reasonably accurate. We also note that $R_B I_B = 154.5 \text{ mV}$ and $V_Y = R_B I_B + V_{BE} \approx 0.955 \text{ V}$.

If
$$R_C = 2 \text{ k}\Omega$$
, then with $V_{BE} = 0.8 \text{ V}$, Eq. (5.78) gives
 $I_C = 0.810 \text{ mA}$

To check the validity of the initial guess, we write $V_{BE} = V_T$ ln $(I_C/I_S) = 791$ mV. Compared with $V_{CC} - V_{BE}$ in the numerator of (5.78), the 9-mV error is negligible and the value of I_C in (5.80) is acceptable. Since $R_B I_B = 81$ mV, V_Y ≈ 0.881 V.



Self-Biasing Design Guidelines

> Two important guidelines for the self-biased stage:

(1) V_{CC} - V_{BE} must be much greater than the uncertainties in the value of V_{BE} ; (2) R_C must be much greater than R_B/β to lower sensitivity to β .

> In fact, if
$$R_C >> R_B / \beta$$
, then $I_C \approx \frac{V_{CC} - V_{BE}}{R_C}$,

Design Procedure

With the required value of I_c known from small-signal considerations, choose $R_c = 10 R_B / \beta$ and rewrite (5.78) as

$$I_C = \frac{V_{CC} - V_{BE}}{1.1R_C},$$

That is,

$$R_{C} = \frac{V_{CC} - V_{BE}}{1.1I_{C}}$$
 $R_{B} = \frac{\beta R_{C}}{10}.$

The choice of R_B also depends on small-signal requirements and may deviate from this value, but it must remain substantially lower than βR_C .

Design the self-biased stage of Fig. 5.22 for $g_m = 1/13\Omega$ and $V_{CC} = 1.8$ V. Assume $I_S = 5 \times 10^{-16}$ A and $\beta = 100$.

Solution

Since $g_m = I_C / V_T = 1/13\Omega$, we have $I_C = 2$ mA, $V_{BE} = 754$ mV, and

$$R_{c}\approx \frac{V_{cc}-V_{BE}}{1.1I_{c}}\approx 475\Omega.$$

Also,

$$R_{B}=\frac{\beta R_{C}}{10}=4.75\mathrm{k}\Omega.$$



Note that $R_B I_B = 95$ mV, yielding a collector voltage of 754 + 95 = 849 mV.

Summary of Biasing Techniques


PNP Biasing Techniques

Same principles that apply to NPN biasing also apply to PNP biasing with only polarity modifications.



Calculate the collector and voltage of Q_1 in the circuit of Fig. 5.24 and determine the maximum allowable value of R_C for operation in the active mode.

Solution

The topology is the same as that in Fig. 5.13 and we have,

$$I_B R_B + V_{EB} = V_{CC}.$$

That is,

$$I_B = \frac{V_{CC} - V_{EB}}{R_B}$$

and

$$I_{C} = \beta \frac{V_{CC} - V_{EB}}{R_{B}}$$

The circuit suffers from sensitivity to β .



Example 5.15 (cnt'd)

If R_C is increased, V_Y rises, thus approaching $V_X (= V_{CC} - V_{EB})$ and bringing Q_I closer to saturation. The transistor enters saturation at $V_Y = V_X$, i.e.,

$$I_C R_{C,max} = V_{CC} - V_{EB}$$

and hence

$$R_{C,max} = \frac{V_{CC} - V_{EB}}{I_C} = \frac{R_B}{\beta}.$$

From another perspective, since $V_X = I_B R_B$ and $V_Y = I_C R_C$, we have $I_B R_B = I_C R_{C,max}$ as the condition for edge of saturation, obtaining $R_B = \beta R_{C,max}$.

Determine the collector current and voltage of Q_1 in the circuit of Fig. 5.25(a). **Solution**

As a general case, we assume I_B is significant and construct the Thevenin equivalent of the voltage divider as depicted in Fig. 5.25(b):

$$V_{Thev} = \frac{R_1}{R_1 + R_2} V_{CC} \qquad R_{Thev} = R_1 || R_2.$$

Adding the voltage drop across R_{Thev} and V_{EB} to V_{Thev} yields

$$V_{Thev} + I_B R_{Thev} + V_{EB} = V_{CC};$$

that is,



Example 5.16 (cnt'd)

It follows that

$$I_{C} = \beta \frac{\frac{R_{2}}{R_{1} + R_{2}} V_{CC} - V_{EB}}{R_{Thev}}$$

As in Example 5.9, some iteration between I_C and V_{EB} may be necessary.

Equation (5.100) indicates that if I_B is significant, then the transistor bias heavily depends on β . On the other hand, if $I_B \ll I_I$, we equate the voltage drop across R_2 to V_{EB} , thereby obtaining the collector current:

$$\frac{R_2}{R_1 + R_2} V_{CC} = V_{EB}$$
$$I_C = I_S \exp\left(\frac{R_2}{R_1 + R_2} \frac{V_{CC}}{V_T}\right)$$

Note that this result is identical to Eq. (5.30).

Assuming a negligible base current, calculate the collector current and voltage of Q_1 in the circuit of Fig. 5.26. What is the maximum allowable value of R_C for Q_1 to operate in the forward active region?

Solution

With $I_B \ll I_I$, we have $V_X = V_{CC}R_I/(R_I + R_2)$. Adding to V_X the emitter-base voltage and the drop across R_E , we obtain

$$V_X + V_{EB} + R_E I_E = V_{CC}$$

and hence

$$I_{E} = \frac{1}{R_{E}} \left(\frac{R_{2}}{R_{1} + R_{2}} V_{CC} - V_{EB} \right).$$

Using $I_C \approx I_E$, we can compute a new value for V_{EB} and iterate if necessary. Also, with $I_B = I_C / \beta$, we can verify the assumption $I_B \ll I_I$.



Example 5.17 (cnt'd)

In arriving at (5.104), we have written a KVL from V_{CC} to ground, Eq. (5.103). But a more straightforward approach is to recognize that the voltage drop across R_2 is equal to $V_{EB} + I_E R_E$, i.e.,

$$V_{CC} \frac{R_2}{R_1 + R_2} = V_{EB} + I_E R_E, \qquad (105)$$

which yields the same result as in (5.104).

The maximum allowable value of R_C is obtained by equating the base and collector voltages:

$$V_{CC} \frac{R_1}{R_1 + R_2} = R_{C,max} I_C$$
(106)
$$\approx \frac{R_{C,max}}{R_E} \left(\frac{R_2}{R_1 + R_2} V_{CC} - V_{EB} \right).$$
(107)

It follows that

$$R_{C,max} = R_E V_{CC} \frac{R_1}{R_1 + R_2} \cdot \frac{1}{\frac{R_2}{R_1 + R_2}} V_{CC} - V_{EB}}.$$
 (108)

Determine the collector current and voltage of Q_1 in the self-biased circuit of Fig. 5.27. **Solution**

We must write a KVL from V_{CC} through the emitter-base junction of Q_I , R_B , and R_C to ground. Since $\beta >> 1$ and hence $I_B << I_C$, R_C carries a current approximately equal to I_C , creating $V_Y = I_C R_C$. Moreover, $V_X = I_B R_B + V_Y = I_B R_B + I_C R_C$, yielding









a result similar to Eq. (5.78). As usual, we begin with a guess for V_{EB} , compute I_C , and determine a new value for V_{EB} , etc. Note that, since the base is *higher* than the collector voltage, Q_I always remains in the active mode.

Possible Bipolar Amplifier Topologies

- Three possible ways to apply an input to an amplifier and three possible ways to sense its output.
- > However, in reality only three of six input/output combinations are useful.



Common-Emitter Topology

- > Input is applied to the base and the output is sensed at the collector.
- The emitter terminal is grounded and hence appears in common to the input and output ports.



Small Signal of CE Amplifier



$$A_{v} = \frac{v_{out}}{v_{in}}$$

$$-\frac{v_{out}}{R_C} = g_m v_\pi = g_m v_{in}$$

 $A_v = -g_m R_C$

- > Neglect the Early effect now
- > The small-signal gain, A_v , is negative because raising the base voltage and hence the collector current lowers v_{out} .
- → A_v is proportional to g_m (i.e., the collector bias current) and the collector resistor, R_C .

Limitation on CE Voltage Gain

- Since g_m can be written as I_C/V_T , the CE voltage gain can be written as the ratio of V_{RC} and V_T .
- > V_{RC} is the potential difference between V_{CC} and V_{CE} , and V_{CE} cannot go below V_{BE} in order for the transistor to be in active region.







Design a CE core with $V_{CC} = 1.8$ V and a power budget, *P*, of 1 mW while achieving maximum voltage gain.

Solution

Since $P = I_C V_{CC} = 1$ mW, we have $I_C = 0.556$ mA. The value of R_C that places Q_1 at the edge of saturation is given by

$$V_{CC} - R_C I_C = V_{BE},$$

which, along with $V_{BE} \approx 800$ mV, yields

$$R_C \le \frac{V_{CC} - V_{BE}}{I_C} = 1.8 \text{ k}\Omega$$

The voltage gain is therefore equal to

$$A_{v} = -g_{m}R_{C} = -38.5. \tag{122}(123)$$

Under this condition, an input signal drives the transistor into saturation. As illustrated in Fig. 5.31(a), a 2-mV_{pp} input results in a 77-mV_{pp} output, forward-biasing the base-collector junction for half of each cycle. Nevertheless, so long as Q_1 remains in soft saturation ($V_{BC} > 400$ mV), the circuit amplifies properly.

(120) (121)

 $A_V < (1.8 - 0.8)/26m = 38.5$

(119)

Example 5.19 (cnt'd)

A more aggressive design may allow Q_1 to operate in soft saturation, e.g., $V_{CE} \approx 400 \text{ mV}$ and hence

$$R_C \le \frac{V_{CC} - 400 \,\mathrm{mV}}{I_C} = 2.52 \,\mathrm{k\Omega}$$
 (124)(125)

In this case, the maximum voltage gain is given by

$$A_{v} = -53.9. \tag{126}$$

Of course, the circuit can now tolerate only very small voltage swings at the output. For example, a 2-mV_{pp} input signal gives rise to a 107.8-mV_{pp} output, driving Q_1 into heavy saturation [Fig. 5.31(b)]. We say the circuit suffers from a trade-off between voltage gain and voltage "*headroom*."

Tradeoff between Voltage Gain and Headroom



I/O Impedances of CE Stage

> When measuring output impedance, the input port has to be grounded so that $V_{in} = 0$.



$$R_{in} = \frac{v_X}{i_X} = r_\pi = \frac{\beta}{g_m} = \frac{\beta v_T}{I_C}$$

$$R_{out} = \frac{v_X}{i_X} = R_C$$

A CE stage must achieve an input impedance of R_{in} and an output impedance of R_{out} . What is the voltage gain of the circuit?

Solution

Since $R_{in} = r_{\pi} = \beta/g_m$ and $R_{out} = R_C$, we have

$$A_{v} = -g_{m}R_{C}$$
(131)
$$= -\beta \frac{R_{out}}{R_{in}}.$$
(132)

Interestingly, if the I/O impedances are specified, then the voltage gain is automatically set. We will develop other circuits in this book that avoid this "coupling" of design specifications.

Inclusion of Early Effect

- Early effect will lower the gain of the CE amplifier, as r_o appears in parallel with R_c.
- The output impedance decreaases.



$$A_v = -g_m (R_C \parallel r_O)$$
$$R_{out} = R_C \parallel r_O$$

The circuit of Fig. 5.29 is biased with a collector current of 1 mA and $R_C = 1 \text{ k}\Omega$. If $\beta =$ 100 and $V_A = 10$ V, determine the small-signal voltage gain and the I/O impedances. **Solution**

We have

$$g_m = \frac{I_C}{V_T} = (26\Omega)^{-1}$$

and

$$r_o = \frac{V_A}{I_C} = 10 \,\mathrm{k}\Omega.$$

Thus,

$$A_v = -g_m(R_C || r_0) \approx 35.$$

(As a comparison, if $V_A = \infty$, then $A_v \approx 38$.) For the I/O impedances, we write

and
$$R_{in} = r_{\pi} = \frac{\beta}{g_m} = 2.6 \,\mathrm{k}\Omega$$

a

$$R_{out} = R_C || r_0 = 0.91 \mathrm{k}\Omega.$$



Intrinsic Gain

- > As R_c goes to infinity, the voltage gain reaches the product of g_m and r_0 , which represents the maximum voltage gain the amplifier can have.
- > The intrinsic gain is independent of the bias current.
- \succ V_A falls in the vicinity of 5 V, yielding a gain of nearly 200 (actually about 50).
- > In this book, we assume $g_m r_0 >> 1$ (and hence $r_0 >> 1/g_m$) for all transistors.

$$A_{v} = -g_{m}r_{O} \qquad g_{m} = I_{C}/V_{T}$$
$$|A_{v}| = \frac{V_{A}}{V_{T}} \qquad r_{O} = V_{A}/I_{C}$$

Current Gain

Another parameter of the amplifier is the current gain, which is defined as the ratio of current delivered to the load to the current flowing into the input.

> For a CE stage, it is equal to β .

$$A_{I} = \frac{i_{out}}{i_{in}}$$
$$A_{I}\Big|_{CE} = \beta$$

CE with Emitter Degeneration

By inserting a resistor in series with the emitter, we "degenerate" the CE stage.
 This topology will decrease the gain of the amplifier but improve other aspects, such as *linearity*, and *input impedance*.



Small-Signal Model

> the gain falls by a factor of $1 + g_m R_E$

> Interestingly, this gain is equal to the total load resistance to ground divided by $1/g_m$ plus the total resistance placed in series with the emitter.



Determine the voltage gain of the stage shown in Fig. 5.37(a).

Solution

We identify the circuit as a CE stage because the input is applied to the base of Q_1 and the output is sensed at its collector. This transistor is degenerated by two devices: R_E and the base-emitter junction of Q_2 . The latter exhibits an impedance of $r_{\pi 2}$, leading to the simplified model depicted in Fig. 5.37(b). The total resistance placed in series with the emitter is therefore equal to $R_E \parallel r_{\pi 2}$, yielding R_2



Emitter Degeneration Example II

> In this example, the input impedance of Q_2 can be combined in parallel with R_C to yield an equivalent collector impedance to ground.



Input Impedance of Degenerated CE Stage

- Vith emitter degeneration, the input impedance is increased from r_{π} to $r_{\pi} + (\beta + 1)R_E$; a desirable effect.
- > Any impedance tied between the emitter and ground is multiplied by $(\beta + 1)$ when "seen from the base."



Output Impedance of Degenerated CE Stage

Emitter degeneration does not alter the output impedance in this case. (More on this later.)

$$I_{X}$$

$$r_{\pi} \neq v_{\pi} \qquad g_{m}v_{\pi} \qquad R_{c} \qquad \psi_{x}$$

$$V_{RE} \neq R_{E}$$
(a)
$$V_{A} = \infty$$

$$v_{in} = 0 = v_{\pi} + \left(\frac{v_{\pi}}{r_{\pi}} + g_{m}v_{\pi}\right)R_{E} \Rightarrow v_{\pi} = 0$$

$$R_{out} = \frac{v_{X}}{i_{X}} = R_{C}$$

A CE stage is biased at a collector current of 1 mA. If the circuit provides a voltage gain of 20 with no emitter degeneration and 10 with degeneration, determine R_C , R_E , and the I/O impedances. Assume $\beta = 100$.

Solution

For $A_v = 20$ in the absence of degeneration, we require $g_m R_c = 20$, which, together with $g_m = I_C / V_T = (26\Omega)^{-1}$, yields $R_c = 520 \Omega$.

Since degeneration lowers the gain by a factor of two, $1 + g_m R_E = 2$, i.e., $R_E = 1/g_m = 26\Omega$ The input impedance is given by

$$R_{in} = r_{\pi} + (\beta + 1)R_E = \frac{\beta}{g_m} + (\beta + 1)R_E \approx 2r_{\pi}$$

because $\beta >> 1$ and $R_E = 1/g_m$ in this example. Thus, $R_{in} = 5200 \Omega$. Finally, $R_{out} = R_C = 520 \Omega$

Capacitor at Emitter

At DC the capacitor is open and the current source biases the amplifier.
 For ac signals, the capacitor is short and the amplifier is degenerated by R_E.

Example 5.25

Compute the voltage gain and I/O impedances of the circuit depicted in Fig. 5.41. Assume a very large value for C_I . Solution

If C_1 is very large, it acts as a short circuit for the signal frequencies of interest. Also, the constant current source is replaced with an open circuit in the small-signal equivalent circuit. Thus, the stage reduces to that in Fig. 5.35(a) and Eqs. (5.157), (5.162), (5.165) apply.



Design CE Stage with Degeneration as a Black Box

> If $g_m R_E$ is much greater than unity, G_m is more linear.



$$V_{A} = \infty$$

$$i_{out} = g_{m} \frac{V_{in}}{1 + (r_{\pi}^{-1} + g_{m})R_{E}}$$

$$G_{m} = \frac{i_{out}}{V_{in}} \approx \frac{g_{m}}{1 + g_{m}R_{E}}$$

- \blacktriangleright As $g_m R_E >> 1$, $G_m \approx 1/R_E$
- Then the voltage gain of the stage with a load resistance of R_C is given by $A_v \approx - R_C/R_E$

Degenerated CE Stage with Base Resistance



$$V_{A} = \infty$$

$$\frac{V_{out}}{V_{in}} = \frac{V_A}{V_{in}} \cdot \frac{V_{out}}{V_A}$$

$$\frac{v_{out}}{v_{in}} = \frac{-\rho R_C}{r_{\pi} + (\beta + 1)R_E + R_B}$$

 $A_{v} \approx \frac{-R_{c}}{\frac{1}{g_{m}} + R_{E} + \frac{R_{B}}{\beta + 1}}$

$$= \frac{r_{\pi} + (\beta + 1)R_{E}}{r_{\pi} + (\beta + 1)R_{E} + R_{B}}.$$

$$R_{B} A$$

$$r_{\pi} = A$$

$$r_{\pi} \neq A$$

$$r_{\pi} \neq A$$

$$r_{\pi} \neq A$$

$$r_{\pi} \neq B$$

$$r_{\pi} \neq B$$

$$\frac{v_{out}}{v_{in}} = \frac{r_{\pi} + (\beta + 1)R_E}{r_{\pi} + (\beta + 1)R_E + R_B} \cdot \frac{-g_m R_C}{1 + \left(\frac{1}{r_{\pi}} + g_m\right)R_E}$$

- > R_B only *degrades* the performance of the circuit, but often proves inevitable.
- For example, R_B may represent the output resistance of a microphone connected to the input of the amplifier.
- $> R_B$ is scaled down by $\beta + 1$

Input/Output Impedances

 $ightarrow R_{in1}$ is more important in practice as R_B is often the output impedance of the previous stage.



$$V_{A} = \infty$$

$$R_{in1} = r_{\pi} + (\beta + 1)R_{E}$$

$$R_{in2} = R_{B} + r_{\pi 2} + (\beta + 1)R_{E}$$

$$R_{out} = R_{C}$$

A microphone having an output resistance of 1 k Ω generates a peak signal level of 2 mV. Design a CE stage with a bias current of 1 mA that amplifies this signal to 40 mV. Assume $R_E = 4/g_m$ and $\beta = 100$.

Solution

The following quantities are obtained: $R_B = 1 \text{ k}\Omega$, $g_m = (26\Omega)^{-1}$, $|A_v| = 20$, and $R_E = 104\Omega$. From Eq. (5.185),

$$R_{C} = |A_{v}| \left(\frac{1}{g_{m}} + R_{E} + \frac{R_{B}}{\beta + 1}\right) \approx 2.8 \mathrm{k}\Omega.$$

- > Assume a very large value for C_1 and neglect the Early effect.
- ▷ Replacing C_1 with a short circuit, I_1 with an open circuit, and V_{CC} with ac ground, we arrive at the simplified model in Fig. (b).



Early Effect on Output Impedance ($V_A < \infty$)

Emitter degeneration *boosts* the output impedance by a factor of 1+g_m(R_E||r_π).
 This improves the gain of the amplifier and makes the circuit a better current source.



Two Special Cases



$$R_{out} = [1 + g_m (R_E || r_\pi)] r_O + R_E || r_\pi$$

$$1) R_E \gg r_\pi$$

$$R_{out} \approx r_O (1 + g_m r_\pi) \approx \beta r_O$$

$$2) R_E \ll r_\pi$$

$$R_{out} \approx (1 + g_m R_E) r_O$$

1) the maximum resistance seen at the collector is βr_O 2) the output resistance is boosted by a factor of $1+g_m R_E$
We wish to design a current source having a value of 1 mA and an output resistance of 20 k Ω . The available bipolar transistor exhibits $\beta = 100$ and $V_A = 10$ V. Determine the minimum required value of emitter degeneration resistance.

Solution

Since $r_O = V_A/I_C = 10 \text{ k}\Omega$, degeneration must raise the output resistance by a factor of two. We postulate that the condition $R_E \ll r_{\pi}$ holds and write

$$1 + g_m R_E = 2$$

That is,

$$R_E = 1/g_m = 26 \ \Omega$$

Note that indeed $r_{\pi} = \beta/g_m >> R_E$.

Calculate the output resistance of the circuit shown in Fig. 5.48(a) if C_1 is very large. Solution

Replacing V_b and C_1 with an ac ground and I_1 with an open circuit, we arrive at the simplified model in Fig. 5.48(b). Since R_1 appears in parallel with the resistance seen looking into the collector of Q_1 , we ignore R_1 for the moment, reducing the circuit to that in Fig. 5.48(c). In analogy with Fig. 5.40, we rewrite Eq. (5.200) as

 $R_{out1} = [1 + g_m(R_2 || r_{\pi})]r_o.$

Returning to Fig. 5.48(b), we have

$$R_{out} = R_{out1} || R_1 = \{ [1 + g_m (R_2 || r_\pi)] r_0 \} || R_1.$$



Determine the output resistance of the stage shown in Fig. 5.49(a).

Solution

Recall from Fig. 5.7 that the impedance seen at the collector is equal to r_0 if the base and emitter are (ac) grounded. Thus, Q_2 can be replaced with r_{02} [Fig. 5.49(b)]. From another perspective, Q_2 is reduced to r_{02} because its base-emitter voltage is fixed by V_{b1} , yielding a zero $g_{m2}v_{\pi2}$.

Now, r_{O2} plays the role of emitter degeneration resistance for Q_2 . In analogy with Fig. 5.40(a), we rewrite Eq. (5.200) as



A student familiar with the CE stage and basic biasing constructs the circuit shown in Fig. 5.50 to amplify the signal produced by a microphone. Unfortunately, Q_1 carries no current, failing to amplify. Explain the cause of this problem.

Solution

Many microphones exhibit a small low-frequency resistance (e.g., < 100 Ω). If used in this circuit, such a microphone creates a low resistance from the base of Q_1 to ground, forming a voltage divider with R_B and providing a very low base voltage. For example, a microphone resistance of 100 Ω yields

$$V_{X} = \frac{100\Omega}{100\mathrm{k}\Omega + 100\Omega} \times 2.5\mathrm{V} \approx 2.5\mathrm{mV}.$$

Thus, the microphone low-frequency resistance disrupts the bias of the amplifier.



Use of Coupling Capacitor

- Capacitor isolates the bias network from the microphone at DC but shorts the microphone to the amplifier at higher frequencies.
- C₁ is a "coupling" capacitor and the input of this stage is "ac-coupled" or "capacitively-coupled."



DC and AC Analysis

> Coupling capacitor is open for DC calculations and shorted for AC calculations.



Example 5.32 Bad Output Connection

Having learned about ac coupling, the student in Example 5.31 modifies the design to that shown in Fig. 5.53 and attempts to drive a speaker. Unfortunately, the circuit still fails. Explain why.

Solution

Typical speakers incorporate a solenoid (inductor) to actuate a membrane. The solenoid exhibits a very low dc resistance, e.g., less than 1 Ω . Thus, the speaker in Fig. 5.53 shorts the collector to ground, driving Q_1 into deep saturation.

Since the speaker has an inductor, connecting it directly to the amplifier would short the collector at DC and therefore push the transistor into deep saturation.



Example 5.33 Still No Gain!!!

The student applies ac coupling to the output as well [Fig. 5.54(a)] and measures the quiescent points to ensure proper biasing. The collector bias voltage is 1.5 V, indicating that Q_I operates in the active region. However, the student still observes no gain in the circuit. (a) If $I_S = 5 \times 10^{-17}$ A and $V_A = \infty$, compute the β of the transistor. (b) Explain why the circuit provides no gain.

Solution

(a) A collector voltage of 1.5 V translates to a voltage drop of 1 V across R_C and hence a collector current of 1 mA. Thus,

$$V_{BE} = V_T \ln \frac{I_C}{I_S} = 796 \text{mV}.$$

It follows that

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = 17\,\mu\text{A},$$

and $\beta = I_C / I_B = 58.8$.

Example 5.33 (cnt'd)

(b) Speakers typically exhibit a low impedance in the audio frequency range, e.g., 8 Ω . Drawing the ac equivalent as in Fig. 5.54(b), we note that the total resistance seen at the collector node is equal to 1k $\Omega \parallel 8 \Omega$, yielding a gain of

 $|A_v| = g_m(R_C || R_S) = 0.31$

In this example, the AC coupling indeed allows correct biasing. However, due to the speaker's small input impedance, the overall gain drops considerably.



CE Stage with Biasing



(a) Biased stage with capacitive coupling, (b) simplified circuit.

jump to DC bias @ 5-21

$$A_{v} = -g_{m}(R_{C} || r_{O})$$
$$R_{in} = r_{\pi} || R_{1} || R_{2}$$
$$R_{out} = R_{C} || r_{O}$$

CE Stage with Robust Biasing



(a) Degenerated stage with capacitive coupling, (b) simplified circuit.

- $A_{v} = \frac{-R_{C}}{\frac{1}{g_{m}} + R_{E}} \quad \text{if } V_{A} = \infty$ $R_{in} = [r_{\pi} + (\beta + 1)R_{E}] || R_{1} || R_{2}$ $R_{out} = R_{C}$
- Emitter degeneration can effectively stabilize the bias point despite variations in β and I_S , but also lower the gain.

Removal of Degeneration for Signals at AC

Capacitor C₂ shorts out R_E at higher frequencies and removes degeneration at AC, where C₂ is large enough to act as a short circuit for signal frequencies of interest.



$$A_{v} = -g_{m}R_{C}$$
$$R_{in} = r_{\pi} \parallel R_{1} \parallel R_{2}$$
$$R_{out} = R_{C}$$

Complete CE Stage



Summary of CE Concepts



Common Base (CB) Amplifier

In common base topology, where the base terminal is biased with a fixed voltage, emitter is fed with an input signal, and collector is the output.



CB Core

- ► If v_{in} goes up by a small amount ΔV , the base-emitter voltage of Q_1 decreases by the same amount because the base voltage is fixed. Consequently, the collector current falls by $g_m \Delta V$, allowing v_{out} to rise by $g_m \Delta V R_c$.
- > The voltage gain of CB stage is $g_m R_c$, which is identical to that of CE stage in magnitude and opposite in phase.



Tradeoff between Gain and Headroom

> To maintain the transistor out of saturation, the maximum voltage drop across R_c cannot exceed V_{cc} - V_{BE} .



The voltage produced by an electronic thermometer is equal to 600 mV at room temperature. Design a CB stage to sense the thermometer voltage and amplify the change with maximum gain. Assume $V_{CC} = 1.8$ V, $I_C = 0.2$ mA, $I_S = 5 \times 10-17$ A, and $\beta = 100$.

Solution

Illustrated in Fig. 5.63(a), the circuit must operate properly with an input level of 600 mV. Thus, $V_b = V_{BE} + 600 \text{mV} = V_T \ln(I_C/I_S) + 600 \text{mV} = 1.354 \text{ V}$. To avoid saturation, the collector voltage must not fall below the base voltage, thereby allowing a maximum voltage drop across R_C equal to 1.8V - 1.354V = 0.446V. We can then write

$$A_{v} = g_{m}R_{C} = \frac{I_{C}R_{C}}{V_{T}} = 17.2.$$

The reader is encouraged to repeat the problem with $I_C = 0.4$ mA to verify that the maximum gain remains relatively independent of the bias current.

Example 5.35 (cnt'd)

We must now generate V_b . A simple approach is to employ a resistive divider as depicted in Fig. 5.63(b). To lower sensitivity to β , we choose $I_1 \approx 10I_B \approx 20\mu A \approx V_{CC}/(R_1+R_2)$. Thus, $R_1+R_2 = 90 \text{ k}\Omega$. Also,

$$V_b \approx \frac{R_2}{R_1 + R_2} V_{CC} \quad \Longrightarrow \quad R_1 = 22.3 \text{k}\Omega. \quad R_2 = 67.7 \text{k}\Omega$$

This example serves only as an illustration of the CB stage. A CE stage may prove more suited to sensing a thermometer voltage.



Input Impedance of CB

The input impedance of CB stage, simply the impedance seen looking into the emitter with the base at ac ground, is much smaller than that of the CE stage.



Practical Application of CB Stage

To avoid "reflection," impedance matching is needed for interconnection.
CB stage's low input impedance can be used to create a match with 50 Ω.



Output Impedance of CB Stage

> The output impedance of CB stage is similar to that of CE stage.



$$R_{out} = r_O \parallel R_C$$
$$= R_C \quad \text{if } V_A = \infty$$

CB Stage with Source Resistance

With an inclusion of a source resistor, R_S, the input signal is attenuated before it reaches the emitter of the amplifier; therefore, we see a lower voltage gain.
This is similar to CE stage emitter degeneration; only the phase is reversed.



A common-base stage is designed to amplify an RF signal received by a 50- Ω antenna. Determine the required bias current if the input impedance of the amplifier must "match" the impedance of the antenna. What is the voltage gain if the CB stage also *drives* a 50- Ω load? Assume $V_A = \infty$.

Solution

Figure 5.68 depicts the amplifier and the equivalent circuit with the antenna modeled by a voltage source, v_{in} , and a resistance, $R_S = 50\Omega$. For impedance matching, it is necessary that the input impedance of the CB core, $1/g_m$, be equal to R_S , and hence $I_C = g_m V_T = 0.52$ mA.

If R_C itself is replaced by a 50- Ω load, then Eq. (5.271) reveals that

$$A_v = \frac{R_C}{\frac{1}{g_m} + R_S} = \frac{1}{2}.$$

The circuit is therefore not suited to driving a 50- Ω load directly.

An antenna usually has low output impedance; therefore, a correspondingly low input impedance is required for the following stage.

Example 5.37 CB Stage Applied at Antenna



➤ The CB stage displays a current gain of *unity* because the current flowing into the emitter simply emerges from the collector (if the base current is neglected).
➤ On the other hand, for CE stage, A_I = β.

Realistic Output Impedance of CB Stage

> The output impedance of CB stage is equal to R_c in parallel with the impedance looking down into the collector.



Output Impedance of CE and CB Stages

- The output impedances of CE, CB stages are the same if both circuits are under the same condition.
- This is because when calculating output impedance, the input port is grounded, which renders the same circuit for both CE and CB stages.



Fallacy of the "Old Wisdom"

- The statement "CB output impedance is higher than CE output impedance" is flawed.
- As illustrated in Fig. 5.71, a constant current is injected into the base while the collector voltage is varied, I_C exhibits a slope equal to r₀⁻¹ [Fig. 5.71(a)]. On the other hand, if a constant current is drawn from the emitter, displays much less dependence on the collector voltage.
- In practice, however, each stage may be driven by a voltage source having a finite impedance, making the above comparison irrelevant.



100

CB with Base Resistance

> With an addition of base resistance, R_B , the voltage gain degrades.

Comparison of CE and CB Stages with R_B

The voltage gain of CB amplifier with base resistance is exactly the same as that of CE stage with base resistance and emitter degeneration, except for a negative sign.







Input Impedance of CB Stage with R_B

The input impedance of CB with R_B is equal to 1/g_m plus R_B divided by (β+1).
This is in contrast to degenerated CE stage, in which the resistance in series with the emitter is *multiplied* by (β+1) when seen from the base.



Input Impedance Seen at Emitter and Base



Determine the impedance seen at the emitter of Q_2 in Fig. 5.76(a) if the two transistors are identical and $V_A = \infty$.

Solution

The circuit employs Q_2 as a common-base device, but with its base tied to a finite series resistance equal to that seen at the emitter of Q_1 . Thus, we must first obtain the equivalent resistance R_{eq} , which from Eq. (5.291) is simply equal to V_{cc}

$$R_{eq} = \frac{1}{g_{m1}} + \frac{R_B}{\beta + 1}$$

Reducing the circuit to that shown in Fig. 5.76(b), we have

$$R_{X} = \frac{1}{g_{m2}} + \frac{R_{eq}}{\beta + 1}$$
$$= \frac{1}{g_{m2}} + \frac{1}{\beta + 1} \left(\frac{1}{g_{m1}} + \frac{R_{B}}{\beta + 1} \right).$$



Example 5.40 bad CB biasing

The student in Example 5.31 decides to incorporate ac coupling at the input of a CB stage to ensure the bias is not affected by the signal source, drawing the design as shown in Fig. 5.77. Explain why this circuit does not work.

Solution

Unfortunately, the design provides no dc path for the emitter current of Q_1 , forcing a zero bias current and hence a zero transconductance. The situation is similar to the CE counterpart in Example 5.5, where no base current can be supported.



Example 5.41 Still No Good

Somewhat embarrassed, the student quickly connects the emitter to ground so that $V_{BE} = V_b$ and a reasonable collector current can be established (Fig. 5.78). Explain why "haste makes waste."

Solution

As with Example 5.6, the student has shorted the *signal* to ac ground. That is, the emitter voltage is equal to zero regardless of the value of v_{in} , yielding $v_{out} = 0$.



Proper Biasing for CB Stage

- $ightarrow R_E$ provides a path for the bias current at the cost of lowering the input impedance.
- ➢ R_{in} now consists of two parallel components: (1) 1/ g_m , seen looking "up" into the emitter (with the base at ac ground) and (2) R_E , seen looking "down."

$$R_{in} = \frac{1}{g_m} \| R_E. \qquad \frac{v_X}{v_{in}} = \frac{R_{in}}{R_{in} + R_S} = \frac{\frac{1}{g_m} \| R_E}{\frac{1}{g_m} \| R_E + R_S} = \frac{1}{1 + (1 + g_m R_E)R_S}. \qquad v_{out}/v_X = g_m R_C$$


Reduction of Input Impedance Due to *R*_{*E*}

- > The reduction of input impedance due to R_E is bad because it shunts part of the input current, i_1 , to ground instead of to Q_1 (and R_C).
- > For R_E to affect the input impedance negligibly, we must have $R_E >> 1/g_m$, and hence $I_C R_E >> V_T$
- > That is, the dc voltage drop across R_E must be much greater than V_T .



Creation of V_b

- Resistive divider lowers the gain.
- > To remedy this problem, a '*bypass capacitor,* C_B ' is inserted from base to ground to short out the resistor divider at the frequency of interest.



ensure $I_1 >> I_B$ to minimize sensitivity to β , so $V_b \approx \frac{R_2}{R_1 + R_2} V_{CC}$.

Example 5.42

Design a CB stage (Fig. 5.82) for a voltage gain of 10 and an input impedance of 50 Ω . Assume $I_S = 5 \times 10^{-16}$ A, $V_A = \infty$, $\beta = 100$, and $V_{CC} = 2.5$ V.

Solution

We begin by selecting $R_E >> 1/g_m$, e.g., $R_E = 500 \Omega$, to minimize the undesirable effect of R_E . Thus,



Example 5.42 (cnt'd)

We now determine the base bias resistors. Since the voltage drop across R_E is equal to 500 $\Omega \ge 0.52$ mA = 260 mV and $V_{BE} = V_T \ln(I_C/I_S) = 899$ mV, we have

$$V_b = I_E R_E + V_{BE} = 1.16$$
 V.

Selecting the current through R_1 and R_2 to be $10I_B = 52 \mu A$, we write

$$V_b \approx \frac{R_2}{R_1 + R_2} V_{CC}. \qquad \frac{V_{CC}}{R_1 + R_2} = 52 \,\mu \text{A}.$$

It follows that

$$R_1 = 25.8 \mathrm{k}\Omega \qquad R_2 = 22.3 \mathrm{k}\Omega.$$

The last step in the design is to compute the required values of C_1 and C_B according to the signal frequency. For example, if the amplifier is used at the receiver front end of a 900-MHz cellphone, the impedances of C_1 and C_B must be sufficiently small at this frequency. Appearing in series with the emitter of Q_1 , C_1 plays a role similar to R_S in Fig. 5.67 and Eq. (5.271). Thus, its impedance, $|C_1\omega|^{-1}$, must remain much less than $1/g_m = 50$ Ω . In high-performance applications such as cellphones, we may choose $|C_1\omega|^{-1} = (1/g_m)/20$ to ensure negligible gain degradation.

Example 5.42 (cnt'd)

Consequently, for $\omega = 2\pi \times 900$ MHz:

$$C_1 = \frac{20g_m}{\omega} = 71\text{pF}.$$

Since the impedance of C_B appears in series with the base and plays a role similar to the term $R_B/(\beta+1)$ in Eq. (5.286), we require that

$$\frac{1}{\beta+1} \left| \frac{1}{C_B \omega} \right| = \frac{1}{20} \frac{1}{g_m}$$



and hence

 $C_{B} = 0.7 \text{pF}.$

(A common mistake is to make the impedance of C_B negligible with respect to $R_I || R_2$ rather than with respect to $1/g_m$.)

Emitter Follower (Common Collector Amplifier)

> The emitter follower senses the input at the base of the transistor and produces the output at the emitter. The collector is tied to V_{CC} and hence ac ground.



Emitter Follower Core

- > When the input is increased by ΔV , output is also increased by an amount that is less than ΔV due to the increase in collector current and hence the increase in potential drop across R_E .
- > However the absolute values of input and output differ by a V_{BE} .
- \succ V_{out} is always lower than V_{in} by an amount equal to V_{BE} , and the circuit is said to provide "*level shift*."
- $> \Delta V_{out} < \Delta V_{in}$ implies that the follower exhibits a voltage gain less than unity.



Small-Signal Model of Emitter Follower



Example 5.43 Unity-Gain Emitter Follower

In integrated circuits, the follower is typically realized as shown in Fig. 5.86. Determine the voltage gain if the current source is ideal and $V_A = \infty$.

Solution

Since the emitter resistor is replaced with an ideal current source, the value of R_E in Eq. (5.321) must tend to infinity, yielding

 $A_{v} = 1$

This result can also be derived intuitively. A constant current source flowing through Q_1 requires that $V_{BE} = V_T \ln(I_C/I_S)$ remain constant. Writing $V_{out} = V_{in} - V_{BE}$, we recognize that V_{out} exactly follows V_{in} if V_{BE} is constant.



Analysis of Emitter Follower as a Voltage Divider



Example 5.44 CC with R_s

Determine the voltage gain of a follower driven by a finite source impedance of R_S [Fig. 5.88(a)] if $V_A = \infty$.

Solution

We model v_{in} , R_S , and Q_I by a Thevenin equivalent. The reader can show that the opencircuit voltage is equal to v_{in} . Furthermore, the Thevenin resistance [Fig. 5.88(b)] is given by (5.291) as $R_S/(\beta+1) + 1/g_m$. Figure 5.88(c) depicts the equivalent circuit, revealing that



Input Impedance of Emitter Follower

- The input impedance of emitter follower is exactly the same as that of CE stage with emitter degeneration. This is not surprising because the input impedance of CE with emitter degeneration does not depend on the collector resistance.
- The follower "transforms" the load resistor, R_E, to a much larger value, thereby serving as an efficient "buffer."



 $v_X = v_\pi + (i_X + g_m v_\pi) R_E$ $= i_X r_\pi + (i_X + g_m i_X r_\pi) R_E,$



Example 5.45 Emitter Follower as Buffer

A CE stage exhibits a voltage gain of 20 and an output resistance of 1 k Ω . Determine the voltage gain of the CE amplifier if (a) The stage drives an 8- Ω speaker directly. (b) An emitter follower biased at a current of 5 mA is interposed between the CE stage and the speaker. Assume $\beta = 100$, $V_A = \infty$, and the follower is biased with an ideal current source. **Solution**

(a) As depicted in Fig. 5.90(a), the equivalent resistance seen at the collector is now given by the parallel combination of R_C and the speaker impedance, R_{SP} , reducing the gain from 20 to $20x(R_C||8\Omega)/R_C = 0.159$. The voltage gain therefore degrades drastically.

(b) From the arrangement in Fig. 5.90(b), we note that

$$R_{in1} = r_{\pi 2} + (\beta + 1)R_{sp} = 1058\Omega.$$

Thus, the voltage gain of the CE stage drops from 20 to $20x(R_C||R_{in1})/R_C = 10.28$, a substantial improvement over case (a).



Output Impedance of Emitter Follower

- ► R_{out} can be viewed as the parallel combination of two components: one seen looking "up" into the emitter, $R_S/(\beta+1) + 1/g_m$, and another looking "down" into R_E .
- Emitter follower lowers the source impedance by a factor of β+1, improved driving capability.
- Good "voltage buffer" because it displays a high input impedance (like a voltmeter) and a low output impedance (like a voltage source).



Emitter Follower with Early Effect

Since r_0 is in parallel with R_E , its effect can be easily incorporated into voltage gain and input and output impedance equations.



Example 5.46

Determine the small-signal properties of an emitter follower using an ideal current source (as in Example 5.43) but with a finite source impedance R_S .

Solution

Since $R_E = \infty$, we have

$$A_{v} = \frac{r_{O}}{r_{O} + \frac{R_{S}}{\beta + 1} + \frac{1}{g_{m}}}$$

$$R_{in} = r_{\pi} + (\beta + 1)r_O)$$

$$R_{out} = \left(\frac{R_S}{\beta + 1} + \frac{1}{g_m}\right) || r_o.$$

Also, $g_m r_O >> 1$, and hence

$$A_{v} \approx \frac{r_{O}}{r_{O} + \frac{R_{S}}{\beta + 1}} \qquad \qquad R_{in} \approx (\beta + 1)r_{O}.$$

We note that A_v approaches unity if $R_S \ll (\beta+1)r_O$, a condition typically valid.

Current Gain

- > There is a current gain of $(\beta+1)$ from base to emitter.
- For a current i_L delivered to the load, the follower draws only $i_L/(\beta+1)$ from the source voltage.
- > Effectively speaking, the load resistance is multiplied by $(\beta+1)$ as seen from the base.



Emitter Follower with Biasing

- A biasing technique similar to that of CE stage can be used for the emitter follower.
- > Also, V_b can be close to V_{CC} because the collector is also at V_{CC} .



 V_{cc} $R_{B} \neq Q_{1}$ $V_{in} \downarrow^{+} C_{1}$ $K_{E} = R_{E}$

the current flowing through R_1 and R_2 is chosen to be much greater than the base current.

 $R_B I_B$ is chosen much less than the voltage drop across R_E , thus lowering the sensitivity to β

Example 5.47 Supply-Independent Biasing

The follower of Fig. 5.94(b) employs $R_B = 10 \text{ k}\Omega$ and $R_E = 1 \text{ k}\Omega$. Calculate the bias current and voltages if $I_S = 5 \times 10^{-16} \text{ A}$, $\beta = 100$, and $V_{CC} = 2.5 \text{ V}$. What happens if β drops to 50? **Solution**

To determine the bias current, we follow the iterative procedure described in Section 5.2.3. Writing a KVL through R_B , the base-emitter junction, and R_E gives

$$\frac{R_B I_C}{\beta} + V_{BE} + R_E I_C = V_{CC},$$

which, with $V_{BE} \approx 800 \text{ mV}$, leads to $I_C = 1.545 \text{ mA}$.

It follows that $V_{BE} = V_T \ln(I_C/I_S) \approx 748 \text{mV}$. Using this value in Eq. (5.338), we have $I_C = 1.593 \text{ mA}$, close to 1.545mA and hence relatively accurate. Under this condition, $I_B R_B = 159 \text{ mV}$ whereas $I_C R_E = 1.593 \text{ V}$.

Since $I_B R_B \ll I_C R_E$, we expect that variation of β and hence $I_B R_B$ negligibly affects the voltage drop across R_E and hence the emitter and collector currents. As a rough estimate, for $\beta = 50$, $I_B R_B$ is doubled ($\approx 318 \text{ mV}$), reducing the drop across R_E by 159 mV. That is, $I_E = (1.593 \text{V} - 0.159 \text{V})/1 \text{k} \Omega = 1.434 \text{ mA}$, implying that a twofold change in β leads to a change in the collector current. The reader is encouraged to repeat the above iterations with $\beta = 50$ and determine the exact current.

Summary of Amplifier Topologies

- The three amplifier topologies studied so far have different properties and are used on different occasions.
- CE and CB have voltage gain with magnitude greater than one, while follower's voltage gain is at most one.



Amplifier Example I

> The keys in solving this problem are recognizing the AC ground between R_1 and R_2 , and Thevenin transformation of the input network.



Amplifier Example II

Again, AC ground/short and Thevenin transformation are needed to transform the complex circuit into a simple stage with emitter degeneration.



Amplifier Example III

The key for solving this problem is first identifying R_{eq}, which is the impedance seen at the emitter of Q₂ in parallel with the infinite output impedance of an ideal current source. Second, use the equations for degenerated CE stage with R_E replaced by R_{eq}.



Amplifier Example IV

- > The key for solving this problem is recognizing that C_B at frequency of interest shorts out R_2 and provide a ground for R_1 .
- > R₁ appears in parallel with R_c and the circuit simplifies to a simple CB stage.



Amplifier Example V

> The key for solving this problem is recognizing the equivalent base resistance of Q_1 is the parallel connection of R_E and the impedance seen at the emitter of Q_2 .



$$R_{in} = \frac{R_{eq}}{\beta + 1} + \frac{1}{g_{m1}} = \frac{1}{\beta + 1} \left[\left(\frac{R_B}{\beta + 1} + \frac{1}{g_{m2}} \right) \| R_E \right] + \frac{1}{g_{m1}}$$

Amplifier Example VI

The key in solving this problem is recognizing a DC supply is actually an AC ground and using Thevenin transformation to simplify the circuit into an emitter follower.



Amplifier Example VII

Impedances seen at the emitter of Q₁ and Q₂ can be lumped with R_C and R_E, respectively, to form the equivalent emitter and collector impedances.



Example

Objective : Analyze a pnp amplifier circuit. Assume transistor parameters of $\beta=80$, $V_{EB}(on)=0.7V$, and $V_{A}=\infty$.

Solution (DC Analysis): A dc KVL equation around the E-B loop yields

$$V^+ = V_{EB}(on) + I_{BQ}R_B + V_{BB}$$
 or $5 = 0.7 + I_{BQ}(50) + 3.65$
which yields $I_{BQ} = 13 \mu A$
Then $I_{CQ} = 1.04 m A$, $I_{EQ} = 1.05 m A$

A dc KVL equation around the E-C loop yields

$$V^{+} = V_{ECQ} + I_{BQ}R_{C}$$
 or $5 = V_{ECQ} + (1.04)(3)$

We find $V_{ECQ} = 1.88V$

The transistor is therefore biased in the forward-active mode.



Solution (AC Analysis): The small-signal hybrid-π parameters are found to be

$$g_{m} = \frac{I_{CQ}}{V_{T}} = \frac{1.04}{0.026} = 40 mA/V \qquad r_{\pi} = \frac{\beta V_{T}}{I_{CQ}} = \frac{(80)(0.026)}{1.04} = 2k\Omega$$

and $r_{0} = \frac{V_{A}}{I_{CQ}} = \frac{\infty}{1.04} = \infty$

The small-signal equivalent circuit is shown in Figure With $r_o = \infty$, the small-signal output voltage is

$$V_0 = (g_m V_\pi) R_C$$
 and $V_\pi = -\left(\frac{r_\pi}{r_\pi + R_B}\right) V_S$

Noting that $\beta = g_m r_n$, we find the small-signal voltage gain to be

$$A_{v} = \frac{V_{0}}{V_{s}} = \frac{-\beta R_{C}}{r_{\pi} + R_{B}} = \frac{-(80)(3)}{2+50} \quad \text{or} \quad A_{v} = -4.62$$



Neamen

The samII-signal input resistance seen by the signal source (see the Figure) is

$$R_i = R_B + r_\pi = 50 + 2 = 52k\Omega$$

• The samll-signal output resistance looking back into the output terminal is

$$R_o = R_c \| r_o = 3 \| \infty = 3k\Omega$$

• Comment : We again note the -180° phase shift between the output and input signals. We may also note that the base resistance R_B in the denominator substantially reduces the magnitude of the small-signal voltage gain. We can also note that placing the pnp transistor in this configuration allows us to use positive power supplies.

Three Basic Amplifiers: summary and comparison

Characteristics of the three BJT amplifier configurations				
Configuration	Voltage gain	Current gain	Input resistance	Output resistance
Common emitt	er $A_v > 1$	$A_i > 1$	Moderate	Moderate to high
Emitter followe	$er \qquad A_{\rm u} \cong 1$	$A_{i} > 1$	High	Low
Common base	$A_{v}^{v} > 1$	$A_i \cong 1$	Low	Moderate to high

• This table will be used in the design of multistage amplifiers

Multistage Amplifiers

• Transistor amplifiers circuits in series or cascade



□ Increase voltage gain

□ Very low output resistance

Cascade Configuration

each transistor $r_o = 0$

- □ Input resistance
 - $R_i = R_1 \| R_2 \| r_{\pi 1}$





Copyright © The McGraw-Hill Companies, In Permission required for reproduction or displa



Microelectronics, 4e

 $V^{+} = +5 \text{ V}$

 Q_1

 $\begin{cases} R_1 = \\ 100 \text{ k}\Omega \end{cases}$

 $R_S = 0.5 \text{ k}\Omega \quad C_{C1}$

 $R_{C1} = 5 \text{ k}\Omega$

 $\displaystyle \bigotimes R_{E2} = 2 \ \mathrm{k}\Omega$

Darlington Pair Configuration

$$v_{\pi 1} = I_{i}r_{\pi 1}$$

$$g_{m}v_{\pi 1} = g_{m1}r_{\pi 1}I_{i} = \beta_{1}I_{i}$$

$$v_{\pi 2} = (I_{i} + \beta_{1}I_{i})r_{\pi 2}$$

$$I_{o} = g_{m1}v_{\pi 1} + g_{m2}v_{\pi 2}$$

$$= \beta_{1}I_{i} + \beta_{2}(I_{i} + \beta_{1}I_{i})$$

$$A_{i} = \frac{I_{o}}{I_{i}} = \beta_{1} + \beta_{2}(1 + \beta_{1}) \cong \beta_{1}\beta_{2}$$



$$v_{i} = I_{i}r_{\pi 1} + I_{i}\left(1 + \beta_{1}\right)r_{\pi 2}$$
$$R_{i} = \frac{v_{i}}{I_{i}} = r_{\pi 1} + \left(1 + \beta_{1}\right)r_{\pi 2}$$

In another way,







Cascode Configuration

- $\square \quad Q_1 \text{ drives } Q_2$
- Output resistance is much larger
- The small signal gain









Microelectronics, 4e
Power Considerations

- Energy must be conserved
- DC power

$$\begin{split} P_{CC} &= I_{CQ} V_{CC} + P_{\text{Bias}} \\ P_{RC} &= I_{CQ}^2 R_C \\ P_Q &= I_{CQ} V_{CEQ} + I_{BQ} V_{BEQ} \approx I_{CQ} V_{CEQ} \end{split}$$



• Power supplied by the voltage source

$$\overline{p}_{cc} = \frac{1}{T} \int_0^T V_{CC} i_C dt + P_{\text{Bias}} = \frac{1}{T} \int_0^T V_{CC} [I_{CQ} + I_c \cos \omega t] dt + P_{\text{Bias}}$$
$$= V_{CC} I_{CQ} + \frac{V_{CC} I_c}{T} \int_0^T \cos \omega t dt + P_{\text{Bias}}$$
$$= I_{CQ} V_{CC} + P_{\text{Bias}} = P_{CC}$$

• Power delivered to the load R_c

$$\overline{p}_{RC} = \frac{1}{T} \int_{0}^{T} i_{C}^{2} R_{C} dt = \frac{R_{C}}{T} \int_{0}^{T} [I_{CQ} + I_{c} \cos \omega t]^{2} dt$$

$$= \frac{I_{CQ}^{2} R_{C}}{T} \int_{0}^{T} dt + \frac{2I_{CQ} I_{c} R_{C}}{T} \int_{0}^{T} \cos \omega t dt + \frac{I_{c}^{2} R_{C}}{T} \int_{0}^{T} \cos^{2} \omega t dt$$

$$= I_{CQ}^{2} R_{C} + \frac{I_{c}^{2} R_{C}}{2} = P_{RC} + \frac{I_{c}^{2} R_{C}}{2}$$

• Power dissipated in the transistor

$$\overline{p}_{Q} = \frac{1}{T} \int_{0}^{T} i_{C} v_{CE} dt = \frac{1}{T} \int_{0}^{T} [I_{CQ} + I_{c} \cos \omega t] [V_{CEQ} - I_{c} R_{C} \cos \omega t] dt$$

$$= I_{CQ} V_{CEQ} - \frac{I_{c}^{2} R_{C}}{T} \int_{0}^{T} \cos^{2} \omega t dt$$

$$= I_{CQ} V_{CEQ} - \frac{I_{c}^{2} R_{C}}{2} = P_{Q} - \frac{I_{c}^{2} R_{C}}{2}$$

Neamen

Microelectronics, 4e

Design Application : Audio Amp

Design Approach



- □ Input : C-C circuit
 - Reduce loading effect
- **D** Output : C-C circuit
 - Provide output current and output signal power
- Gain stage : 2-stage C-E
 - Provide voltage gain

Input buffer stage

$$\beta_{1} = 100, I_{CQ1} = 1mA, V_{CEQ} = 6V, R_{1} \parallel R_{2} = 100k\Omega$$

$$R_{E1} \cong \frac{V_{CC} - V_{CEQ1}}{I_{CQ1}} = 6k\Omega$$

$$r_{\pi 1} = \frac{\beta_{1}V_{T}}{I_{CQ1}} = 2.6k\Omega$$

$$R_{i1} = R_{1} \parallel R_{2} \parallel [r_{\pi 1} + (1 + \beta_{1})R_{E1}]$$

$$A_{v1} = \frac{v_{o1}}{v_{i}} = \frac{(1 + \beta_{1})R_{E1}}{r_{\pi 1} + (1 + \beta_{1})R_{E1}} \cdot \left(\frac{R_{i1}}{R_{i1} + R_{s}}\right) = 0.892$$
for input signal $10mV \rightarrow V_{o1} = 8.92mV$

$$\Rightarrow R_{1} = 155k\Omega, R_{2} = 282k\Omega$$

Output stage

$$R_{L} = 8\Omega, P_{L} = 0.1W, \beta_{4} = 50, I_{EQ4} = 0.3A, V_{CEQ4} = 6V$$

$$P_{L} = i_{L}^{2} (rms) \cdot R_{L} \rightarrow i_{L} (rms) = 0.112A$$

$$i_{L} (peak) = 0.158A$$

$$V_{o} (peak) = (0.158)(8) = 1.26V$$

$$R_{E4} = \frac{V_{CC} - V_{CEQ4}}{I_{EQ4}} = 20\Omega$$

$$I_{CQ4} = \left(\frac{\beta_{4}}{1 + \beta_{4}}\right) \cdot I_{EQ4} = 0.294A$$

$$A_{V4} = \frac{v_{o}}{v_{o3}} = \frac{(1 + \beta_{4})(R_{E4} \parallel R_{L})}{r_{\pi 4} + (1 + \beta_{4})(R_{E4} \parallel R_{L})}$$

$$r_{\pi 4} = \frac{\beta_{4}V_{T}}{I_{CQ4}} = 4.42\Omega$$

$$\because v_{o} = 1.26V \rightarrow v_{o3} = 1.28V$$

Gain stage

$$\beta = 100, \left| \frac{v_{o3}}{v_{o1}} \right| = \frac{1.28}{0.00892} = 144, \left| A_{v3} \right| = \left| \frac{v_{o3}}{v_{o2}} \right| = 5, \left| A_{v2} \right| = \left| \frac{v_{o2}}{v_{o1}} \right| = 28.8,$$

$$R_{5} \parallel R_{6} = 50k, R_{3} \parallel R_{4} = 50k, V_{C2} = 6V, I_{CQ2} = 5mA$$

$$|A_{v3}| = \frac{\beta_{3} \left(R_{C3} \parallel R_{i4} \right)}{r_{\pi 3} + (1 + \beta_{3}) R_{E3}}$$

$$\rightarrow R_{E3} = 25.4\Omega$$

$$|A_{v2}| = \frac{\beta 2 \left(R_{C2} \parallel R_{i3} \right)}{r_{\pi 2} + (1 + \beta_{2}) R_{E2}}$$

$$\Rightarrow R_{E2} = 23.1\Omega$$

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Microelectronics, 4e